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Abstrat
In this thesis, I designed, implemented, and evaluated the energy onsumption of a
system that uses a liquid rystal display to perform a one-dimensional transform. The
RMS response of the liquid rystal elements themselves were exploited to perform
a matrix multipliation (image transformation) over a single frame period. This
image transformation was used as the last step of the deompression proess in an
image proessing system. The system was implemented rst in Matlab, then as a
printed iruit board, and nally as an integrated iruit. While the initial Matlab
and printed iruit board implementations looked promising, a number of pratial
onsiderations arose during the integrated iruit design that ultimately resulted in
moderate performane: 14.3% energy savings.
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Title: Professor
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Chapter 1
Introdution
1.1 Motivation
Multimedia-enabled mobile devies have reently exploded into mainstream om-
merial use. Two major, and often oniting, demands exist in this market: low
power and high quality. High quality multimedia appliations demand high resolu-
tion sreens apable of displaying fast-moving images. Unfortunately, the higher the
resolution and the rate of hange of the images, the more energy is required to proess
and display them. Not only is more energy required, but higher bandwidth is also
neessary sine more data must be proessed in a xed amount of time.
While the mobile market is the rst to be onerned with energy and bandwidth
requirements, it is easy to see that as displays move to higher and higher resolu-
tions, these onerns begin to aet all manner of displays. For example, urrently a
standard VGA sreen has 640x480 pixels (307 200). At a refresh rate of 100Hz and
8-bits per pixel, a data rate of 250Mb/s is required. A higher denition sreen that
is 6400x4800 pixels at a refresh of rate 100Hz and 8-bits per pixel, a data rate of
25Gb/s would be required. This bandwidth requirement inreases as N
2
where N is
the number of pixels along either the vertial or horizontal dimensions.
Considering a 3-dimensional display, the requirements beome even more extreme,
inreasing with N
3
.
It is lear that tehniques that an redue energy/bandwidth and also sale with
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the size of a display will be extremely useful in failitating the development of high-
resolution displays. This thesis attempts to address this issue.
Chapter 1 introdues the relevant tehnology as well as the tehnique by whih
energy redution may be possible. Chapter 2 addresses some of the pratial onsid-
erations of using the tehnique suh as gray shade generation and the eetiveness
of the tehnique at reduing energy. Chapters 3 and 4 desribes the design proess
moving from software prototype, to various hardware implementations. Speially,
it desribes the Matlab implementation, the printed iruit board (PCB) implemen-
tation and nally the design of an integrated iruit (IC) display driver. Chapter 5
draws onlusions from the work done as well as suggesting further improvements to
the IC and future work that ould be pursued in this area. Appendix A ontains
time-domain simulations of the D/A and analog buer used in the IC.
1.2 Liquid Crystal Displays (LCDs)
LCDs have quikly beome a popular display tehnology beause of their small size,
easy manufature and relatively low energy onsumption. They have made the most
headway in the mobile market where these qualities are partiularly valued. There
are two types of LCD that exist in the market today: ative matrix displays and
passive matrix displays.
1.2.1 Ative Matrix Displays
An N  N (N rows by N olumns) ative matrix display inorporates the use of
an ative element, often a transistor, and also allows for a memory of some sort at
the pixel itself. Ative matrix displays have pixel elements that onsist of a pass
transistor, hold apaitor and liquid rystal (LC) that an be modeled as a apaitor
in parallel with the hold apaitor. The hold apaitor is used to maintain a voltage
aross the liquid rystal during the frame period while the pass transistor serves to
isolate the pixel element from all other pixel elements in the same olumn. The row
lines in this ase are attahed to the gates of the pass transistors while the olumn
11
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Figure 1-1: Ative Matrix Display
lines are onneted to one end of the pass transistor. When a row is seleted, the
pass transistor steers data from the olumn lines to the partiular LC pixel.
1.2.2 Passive Matrix Displays
The standard N  N passive matrix display onsists of N parallel row wires and N
parallel olumn wires. The rows and the olumns run perpendiular to eah other
in planes separated by some xed distane. Between the wires the liquid rystal
material is inserted, produing a row-liquid rystal-olumn sandwih. Where the row
and olumn wires interset, a pixel forms. This pixel an be ontrolled by modulating
the voltage dierene between the row and olumn wires.
In general, it has been shown that liquid rystals respond to both positive and
negative voltages (ie. the pixel turns on when either a positive or negative voltage
is applied) [12℄. Given a step in voltage aross the pixel, the hange in light output
is not instantaneous but rather takes a ertain amount of time, generally a few ms.
It has been shown that if a high enough frequeny signal is applied aross the liquid
12
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Figure 1-2: Passive Matrix Display
rystal (ie. a square-wave whose period is muh less than the response time of the
pixel), the light output through the pixel is a funtion of the RMS voltage aross it
[2℄.
For reasons that will be disussed further below, this thesis onerns itself entirely
with passive matrix displays.
1.3 Addressing Tehniques
Displays are generally addressed on a frame-by-frame basis where a single frame
onsists of all the pixel data required to display a stati image. More ompletely, the
data for one frame is plaed into the display, then the data for the next frame is, and
so on. Eah frame is in turn omposed of N row periods. During eah row period,
the data for that row is, in general, plaed onto the olumn lines so that after N row
periods, all N rows have all of their data. Currently, there are two main tehniques to
address a passive matrix display: row-at-a-time and multiple-line-addressing (MLA).
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Figure 1-3: Row-at-a-time Addressing
1.3.1 Row-at-a-Time Addressing
Row-at-a-time addressing implies that one row is seleted during a row period and
all of the data for that row is plaed on the olumns. During the next row period,
the next row is seleted and the appropriate data is plaed on the olumns. As suh,
all pixels reeive their values after N row periods. Sine there is no hold apaitor as
in the ative matrix ase, the row and olumn voltages must be arefully seleted so
that the RMS of the pixel voltages yields the orret voltage to turn the pixel on or
o.
1.3.2 Multiple Line Addressing
Figure 1-4: Multiple Line Addressing
MLA is an addressing tehnique in whih instead of seleting a single row at a
time, multiple rows are seleted and some funtion of their data is plaed on the
olumns.
1
This sheme was rst implemented by Sheer and Clifton [18℄. Previous
1
Ideas for this setion were taken from Ernst Lueder, Liquid Crystal Displays, John Wiley & Sons
Ltd., 2001
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to them, Nehring and Kmetz [17℄ showed that given row and olumn voltage matries,
eah pixel will display the orret value if the row funtions (ie. the values applied
to the rows over time) are orthonormal and the olumns are omputed as a funtion
of these row voltages as well as the pixel information matrix, A. This is illustrated
in more detail below.
Assume that the row voltages are given by F
i
(t) and the olumn voltages by G
j
(t)
in an N  N display, where i orresponds to the row and j to the olumn in the N 
N display matrix.
The olumn voltage waveforms must be alulated as a funtion of the row voltages
and the pixel information matrix (a matrix of the image values) A:
G
j
(t) = 
N 1
X
k=0
A
kj
F
k
(t)
where F
i
(t) are the row waveforms. This an also be expresed in matrix form as
G = F
T
A.
To see more learly how these onditions result in an undistorted image, we'll
derive the pixel voltage after a single frame period below.
The voltage at a partiular pixel at time t is simply the dierene between the
row and olumn voltages.
P
ij
= F
i
(t) G
j
(t)
Taken over a frame, the liquid rystal responds to the RMS voltage, given by
P
ij
rms
=
v
u
u
t
1
N
N 1
X
t=0
(F
i
(t) G
j
(t))
2
where N is the number of row periods in a single frame.
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Expanding this
P
ij
rms
=
v
u
u
t
1
N
N 1
X
t=0
(F
i
(t)
2
  2F
i
(t)G
j
(t) +G
j
(t)
2
)
If the rows signals are all orthonormal, then
N 1
X
t=0
F
i
(t)
2
= onstant = NF
2
N 1
X
t=0
F
i
(t)F
k
(t) = 0; i 6= k
Now, expanding G
j
(t),
G
j
(t) = 
N 1
X
k=0
A
kj
F
k
(t)
The new expression for the pixel voltage is,
P
ij
rms
=
v
u
u
t
1
N
N 1
X
t=0
(F
i
(t)
2
  2F
i
(t)
N 1
X
k=0
A
kj
F
k
(t) + (
N 1
X
k=0
A
kj
F
k
(t))
2
)
If all A
ij
are +/- 1, this simplies to,
P
ij
rms
=
s
1
N
(NF
2
  2NF
2
A
ij
+ 
2
N
2
F
2
)
whih in turn simplies to,
P
ij
rms
= F
q
1  2A
ij
+ 
2
N (1.1)
The onstant  an be determined suh that the on/o voltage ratio is maximized.
Clearly eah pixel value, P
ij
rms
is only a funtion of its data value A
ij
and therefore
eah pixel displays the orret value.
There are a number of benets of MLA [9℄, two of whih are:
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1. Dereased senstivity to fast liquid rystal response times,
2. Dereased energy onsumption.
The rst is apparent when one onsiders that if the liquid rystal response time is
fast, then instead of responding perfetly to the RMS voltage, the liquid rystal may
start to relax (ie. turn o) during the time when there is no voltage applied aross
it. This would ause iker in the display. In the row-at-a-time addressing sheme,
the liquid rystal only has sigiant voltage applied aross it one per frame period,
making the possibility for iker very high. With MLA, on the other hand, the liquid
rystal has voltage applied aross it multiple times per frame and is therefore unlikely
to have the opportunity to relax over the ourse of the frame period. The result is
that faster-responding liquid rystals an be used, allowing for higher frame rates.
This improved response to fast-responding liquid rystals was rst demonstrated by
Sheer and Clifton [18℄.
Dereased energy onsumption with the MLA sheme is not readily apparent but
beomes so when one onsiders the required driving voltages to address a LCD. In the
row-at-a-time sheme, the driving voltages must be high enough suh that the RMS
voltage aross the liquid rystal is suÆient to turn the liquid rystal on, despite a long
frame period. As frame periods remain xed, in order to maintain a onstant frame
refresh rate, and resolutions inrease, eah pixel is driven for a dereasing perentage
of the total frame period. Beause of this, higher and higher driving voltages are
required. If the driver iruits have any bias urrents that are xed, perhaps to bias
a dierential or gain stage, the higher supply voltage implies inreased power, and
therefore energy, onsumption.
In a MLA display, sine the pixel is being driven multiple times per frame period,
and sine the RMS voltage needs to have approximately the same value as the row-
at-a-time sheme, the individual pixel voltages must be lower than the row-at-a-time
sheme. These redued voltages in turn allow for redued energy onsumption. The
amount of redution will depend heavily on the row waveforms used. This redution
in energy has been demonstrated in [3℄ and [25℄.
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1.4 MLA and Matrix Multipliation
In the previous setion, it was shown that even with multiple rows seleted at one,
eah pixel still displays the orret value as long as the row matrix is orthonormal.
This onept of the row and olumn waveforms as matries is important sine, as part
of the RMS response of the display, a matrix multipliation of the row and olumn
matries is omputed [11℄. This multipliation is a by-produt of the RMS response
of the liquid rystal and is outlined here for larity:
1
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Figure 1-5: MLA as Matrix Multipliation
As seen in Figure 1-5, during eah row period a series of olumn and row voltages
is plaed on the display. Eah liquid rystal element, beause of its RMS response,
squares the dierene of these voltages and adds it to its previous value. When all of
the row periods have passed, taking the square root of the average of this sum yields
the RMS value at the pixel. Now, during eah row period, the liquid rystal squares
the dierene of the row (F
i
(t)) and olumn (G
j
(t)) voltages, yielding three terms.
(F
i
(t) G
j
(t))
2
= F
i
(t)
2
  2F
i
(t)G
j
(t) +G
j
(t)
2
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The middle term orresponds to the multipliation of the row and olumn voltages
while the other two are just the square of the same. By summing these terms over
all row periods, three summation terms result.
N 1
X
t=0
F
i
(t)
2
 
N 1
X
t=0
2F
i
(t)G
j
(t) +
N 1
X
t=0
G
j
(t)
2
The middle term is proportional to the orresponding value of the matrix mul-
tipliation of the row and olumn matries. If the rows are all normalized then the
sum of their squares, the left term, will always be a onstant, NF
2
. The third term
an also be made to sum to a onstant, but this is explained later.
In sum, the display omputes the square root of a single matrix multipliation
with some onstant oset terms.
1.5 MLA Matrix Multipliation as Image Trans-
form
Any linear transform an be represented as a matrix multipliation. Beause of this,
it is possible to view the matrix multipliation that is happening in the liquid rystal
display as being a 1-D transform. This transform is inherent to the liquid rystal
display and therefore osts nothing in energy. Its spei use in saving energy is
explained further in a later setion.
1.6 Image Compression/Deompression
Image ompression/deompression generally involves the following steps: transforma-
tion, quantisation, enoding, deoding, inverse quantization, and inverse transforma-
tion [4℄ [10℄. Eah step an be thought of as an operation performed on an original
image that is represented by the matrix, A.
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Figure 1-6: Generalized Image Compression
Compressed Image
-
Deoding
-
Inverse Quanitization
-
F
T
AF
Inverse Transform
-
A
Figure 1-7: Generalized Image Deompression
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Transformation of an image (a 2-D transformation) onsists of two matrix mul-
tipliations eah of whih is a 1-D transformation. If A is the image matrix to be
transformed and F is the transform matrix then B, the transformed image of A, is
given by
B = F
T
AF
After the image has been transformed, it is then enoded using any of a number of
shemes. After enoding, it is in its most ompat form and is ready for transmission
through a hannel to a reeiver. The reeiver reeives the enoded data, performs
deoding, and nally performs an inverse transform to reover the original image
matrix, A.
1.6.1 Wavelet Transforms
In this thesis, wavelets are generally used to perform the image transform. Wavelets
have proven to be partiularly useful in image ompression and have found adoption
in the latest oding standards, suh as JPEG2000 [7℄. In general, wavelets are useful
beause they help to apture information in both the spae and frequeny domains.
These wavelet transforms an be expressed in terms of matrix multipliations though
it is also helpful to think of them as a ltering operation whih produes some ltered
version of the image.
In the 1-D ase, the wavelet transform is often omputed using a 2-hannel lter
bank as seen in Figure 1-8. The data is ltered using a pair of low-pass and high-
pass lters. This segregation of low-pass and high-pass data yields higher sales of
resolution. Essentially this means that more of the dierenes have been ltered out
through the ation of the low-pass lter. The resultant low-pass image onstains
less and less detail. Eah high-pass output, on the other hand, represents some
of the detail of the image. In order to maintain a onstant amount of data (ie.
onstant number of samples), the outputs from the low-pass and high-pass lters are
downsampled by a fator of 2.
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The operation an be explained as follows:
In the rst stage, the data is split into low-pass and high-pass bands. Subsequently,
the data from the low-pass lter is then ltered using the same low-pass and high-
pass lters, yielding subbands of the rst low-pass band. This proess of subsequent
ltering is ontinued until either there is no more data to proess (only a single
sample is output from the previous low-pass lter) or the desired level of resolution
is ahieved.
Figure 1-8: 1-D Transform as Mallat Deomposition
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One way to perform a two-dimensional transform is to simply perform 2 1-D
transforms on the image [26℄. This is done by rst ltering the data row-wise, and
then ltering it olumn-wise for eah sale. Sine there are two outputs from the lter
bank (low-pass, high-pass) and two dimensions (row, olumn), there will be four total
outputs, eah depending on whether the rows or olumns were low-pass or high-pass
ltered. This proess is illustrated in Figure 1-9
Figure 1-9: 2-D Transform
Subsequent sales of resolution are ahieved by taking the LL output and passing
it through the lter bank, yielding 4 outputs for the single input.
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Wavelet Transform Matrix Constrution
Filter banks are one way to visualize the ltering operations that are neessary to om-
pute a wavelet transform
2
. However, these ltering operations an also be expressed
as matries and the result of their operation omputed using a matrix multipliation.
Let's look at a very simple wavelet suh as the Haar Wavelet.
The oeÆients of the low-pass lter are, L = [
1 1
℄
The oeÆients of the high-pass lter are, H = [
1  1
℄
Let's assume that we have an input image, A, that is 4  4 in size
A =
2
6
6
6
6
6
6
6
6
4
2 3 3  2
1 0 2  3
 2 1  1 0
1  3 2 1
3
7
7
7
7
7
7
7
7
5
=
2
6
4
A
upper
A
lower
3
7
5
In order to perform the rst set of operations (ie. low-pass and high-pass ltering
followed by downsampling by a fator of 2), as shown in Figure 1-8, we an onstrut
a matrix as follows:
F =
2
6
6
6
6
6
6
6
6
4
L 0
0 L
H 0
0 H
3
7
7
7
7
7
7
7
7
5
=
2
6
6
6
6
6
6
6
6
4
1 1 0 0
0 0 1 1
1  1 0 0
0 0 1  1
3
7
7
7
7
7
7
7
7
5
By multiplying the two together we obtain:
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6
6
6
6
6
6
6
4
1 1 0 0
0 0 1 1
1  1 0 0
0 0 1  1
3
7
7
7
7
7
7
7
7
5
2
6
6
6
6
6
6
6
6
4
2 3 3  2
1 0 2  3
 2 1  1 0
1  3 2 1
3
7
7
7
7
7
7
7
7
5
=
2
6
6
6
6
6
6
6
6
4
3 3 5  5
 1  2 1 1
1 3 1 1
 3 4  3  1
3
7
7
7
7
7
7
7
7
5
2
Ideas for this setion were taken from Gilbert Strang and Truong Nguyen, Wavelets and Filter
Banks, Wellesley-Cambridge Press, Wellesley, Massahusetts, 1996
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Symbolially,
2
6
6
6
6
6
6
6
6
4
L 0
0 L
H 0
0 H
3
7
7
7
7
7
7
7
7
5
2
6
4
A
upper
A
lower
3
7
5
=
2
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6
6
6
6
6
6
6
4
L(A
upper
)
L(A
lower
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H(A
upper
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H(A
lower
)
3
7
7
7
7
7
7
7
7
5
By going through the multipliation step-by-step, it beomes lear that the top
rows of the result matrix are the output of the low-pass ltering operation while the
bottom rows are the output of the high-pass ltering operation.
The downsampling has also been taken are of in the matrix multipliation. By
shifting the L operation to the right by two elements in the ltering matrix, one
of the normally-omputed low-pass outputs has been skipped over, preisely what
would happen if it were rst ltered and then downsampled. This an be more easily
illustrated via an example where just the ltering operations but no downsampling is
performed. Now, in order to ompute just the ltering operations, a matrix suh as
the following would be required:
2
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
4
1 1 0 0
0 1 1 0
0 0 1 1
1  1 0 0
0 1  1 0
0 0 1  1
3
7
7
7
7
7
7
7
7
7
7
7
7
7
7
7
5
=
2
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
4
L 0 0
0 L 0
0 0 L
H 0 0
0 H 0
0 0 H
3
7
7
7
7
7
7
7
7
7
7
7
7
7
7
7
5
Beause eah ltering operation (L,H) is shifted to the right by only one element
in eah suessive row, all lter outputs will be omputed. This makes sense sine
eah olumn will now be proessed as if it were a single inoming stream of data and
after eah time step (eah suessive row in the lter matrix) another lter output is
omputed.
To proeed with the example, multiplying this with the image matrix yields the
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following:
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Subsequent downsampling by a fator of two would remove the 2nd and 5th rows
(boldfae type) and leave the matrix we had omputed originally. It is important
to note that the downsampling ours on the outputs of the low-pass and high-pass
lters independently; i.e., downsampling is started at the beginning of eah lter's
output so that only the seond row in eah lter's output is removed. These rows
orrespond to the 2nd and 5th rows in the matrix, respetively.
So far only the rst sale of resolution (ie. the output of the rst set of lter banks)
has been omputed. In order to ompute multiple sales of resolution, a number
of matrix multipliations an be asaded together. For example, the rst matrix,
F , performs the original operations of high-pass and low-pass ltering (along with
assoiated downsampling). In order to perform the next level of ltering operations
it is neessary to operate only on the output of the rst low-pass lter and to simply
pass the output of the rst high-pass lter. This an be aomplished with the
following matrix, F
2
:
F
2
=
2
6
6
6
6
6
6
6
6
4
1 1 0 0
1  1 0 0
0 0 1 0
0 0 0 1
3
7
7
7
7
7
7
7
7
5
=
2
6
6
6
6
6
4
L 0
H 0
0 I
3
7
7
7
7
7
5
where
I =
2
6
4
1 0
0 1
3
7
5
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In order to perform multiple sales of resolution, it is neessary to rst multi-
ply the image by F , and then to multiply it by F
2
. However, given the knowledge
that multiple sales of resolution are desired, a single matrix an be onstruted by
multiplying together the F and F
2
matries. Beause of this, only a single matrix
multipliation need be performed in order to obtain multiple sales of resolution.
All of the above examples were 1-D transforms (ie. eah matrix multipliation
resulted in ltering along the olumns of the image matrix). In order to perform a
full 2-D image transform, it would be neessary to perform ltering along the rows
as well. This an be aomplished by post-multiplying the image matrix by F
T
and
(F
2
)
T
. The transpose operation ips the rows and olumns so that the operations are
performed along the rows instead of the olumns. In other words, to perform the full
2-sale, 2-D transform, the following would need to be omputed:
F
2
FAF
T
(F
2
)
T
1.7 Image Deompression and MLA
Compressed Image
-
Deoding
-
Inverse Quantisation
F
T
AF
-
2-D Inverse Transform
-
Column Computation
-
F
T
A
Display
Figure 1-10: Normal Image Deompression + Display Driving[10℄
It has been shown that a LCD naturally omputes a matrix multipliation of
its row and olumn matries. This multipliation an be taken advantage of when
onsidered in the ontext of image deompression as outlined above[10℄. In partiular,
if the same matrix that is used to transform the image is used to drive the display and
this matrix is orthogonal, both inverse transformation and the driving of the display
an be aomplished simultaneously [10℄. Consider the following example:
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In a normal MLA display system and an orthonormal matrix F, given the trans-
formed image matrix, B = F
T
AF , the proessor rst post-multiplies B by F
T
, giving
BF
T
= F
T
AFF
T
= F
T
A
It then pre-multiplies the result by F, giving
FF
T
A = A
Sine A is the pixel information matrix, this is then transmitted to the display
where, as shown above, the olumn signals are omputed as
G = F
T
A
Now, sine part of the inverse transform already results in F
T
A whih are the
olumn signals needed by an MLA system, it makes sense to ombine the inverse
transform and olumn omputation steps together in order to redue the total number
of operations.
Compressed Image
-
Deoding
-
Inverse Quantisation
F
T
AF
-
1-D Inverse Transform
-
F
T
A
Display
Figure 1-11: Image Deompression with Integrated Display Driving[10℄
It is lear that by using an appropriate transform/driving matrix, both display
driving and inverse transformation an be aomplished at the same time. This an,
in turn, potentially save all of the energy required to ompute a 1-D transform.
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1.8 Thesis Objetives and Contributions
This thesis attempts to ontribute in two ways:
1. Evaluate the potential energy savings of using an MLA-deompression display
system.
2. Design and implement suh an MLA-deompression system.
1.8.1 Evaluation of Potential Energy Savings
It is important to understand quantitatively the potential savings in energy that might
be realized. In this thesis, an attempt to evaluate these energy savings was made by
developing a model for the energy ost of the LCD itself as well as evaluating the ost
of performing a transform digitally. This is explained in further detail in Chapter 2.
1.8.2 Design and Implementation of an MLA-deompression
Display System
This thesis desribes the design of a display system that performs a 1-D transform
digitally and then uses MLA to implement another 1-D transform to obtain an image
on a display. It also outlines the dierent stages of design that were implemented as
well as some of the fators taken into aount during the design proess.
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Chapter 2
Using MLA to Lower Power and
Maintain Quality - Pratial
Considerations
From the previous disussion, it would appear that MLA an provide a useful teh-
nique to save energy in systems where a deompression operation is performed. How-
ever, in order to evaluate the usefulness of this tehnique, a ouple of fators must be
taken into aount: energy onsumption and image quality.
2.1 Energy Consumption
The energy onsumption of the system an be quantitively ompared by onsidering
the amount of energy required to ompute a single 1-D transform. As explained
previously, MLA naturally omputes a 1-D transform through the use of the LCD.
The other, more regularly used, method to ompute this transform would be through
the use of digital iruitry or software. Sine the LCD takes a single frame period to
ompute a 1-D transform, the digital iruitry is allowed the same amount of time to
ompute suh a transform. The energy, in J, of eah dierent method an then be
ompared. The following outlines the various methods to ompute the transform as
well as the nature of the energy onsumption of eah method. A more quantitative
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omparison is given in Chapter 3.
2.1.1 Digital Computation
For an arbitrary transform, one method of performing the transform is to simply use
a digital matrix multipliation iruit that is apable of proessing the image quikly
enough to keep up with the display system frame rate.
Given a wavelet transform, it is possible to implement the transform as a simpler
set of operations than the strit matrix multipliation would imply. One method that
exploits this and is popular in today's image standards is the Wavelet Lifting Sheme
[24℄.
Matrix Multipliation
The energy ost of a matrix multipliation stems from the multiply-and-aumulate
(MAC) operations that our during omputation. To ompute a single element of
the result matrix, N MAC operations need to be omputed. Eah of these operations
is omputed using two b-bit numbers as input and involves a single multipliation and
a single addition. In order to keep the same bit-width in the result matrix, the result
of the MAC operation is rounded to b bits. In order to ompute all N
2
elements of
the result matrix, N
3
of these MAC operations need to be omputed.
Wavelet Lifting Sheme
The energy ost of the Wavelet Lifting Sheme is similar to the matrix multipliation
ase as it stems from multiply-and-aumulate operations. However, the wavelet
lifting sheme an redue the overall number of these operations.
2.1.2 LCD Computation
The energy ost of omputing a transform using the LCD omes from the harging of
the liquid rystal apaitanes as well as the driver iruit energy. The ost of harging
and disharging the liquid rystal apaitanes an be signiant given the large area
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of the display. The driver iruit energy is heavily dependent on implementation.
This energy was not onsidered initially beause of this dependene as well as the
assumption that the primary energy ost ame from the liquid rystal apaitanes
themselves.
2.2 Image Quality
Image quality is very diÆult to measure quantitatively. One method that is often
used is to measure the resultant peak-signal-to-noise (PSNR) ratio of the image. It
works as follows.
Given a 'perfet' initial image, A, whatever operations are neessary are performed
on A to obtain the result image, B.
B = f(A)
If the maximum value of A and B is 1, then the PSNR, in dB, of the image is
found by omputing[5℄,
PSNR = 10 log
1
1
N
2
P
N 1
i=0
P
N 1
j=0
(A
ij
  B
ij
)
2
where the image is N  N.
Essentially, part of the PSNR equation is a omputation of the average of the
squared dierenes between every element in B and every element in A. This is taken
to be a measure of the noise. It then divides the maximum value possible (the peak
signal) by this average of squared dierenes (noise). This ratio is then onverted to
deibels.
2.3 Maintaining Image Quality
As outlined previously, the passive matrix LCD has a number of requirements plaed
upon the row and olumn waveforms so that the resultant image is displayed with-
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out distortion. When using MLA to perform deompression as well as display, the
resultant image quality must be onsidered to ensure that it is still satisfatory. To
this extent, a ouple of tehniques to ensure the image quality found in row-at-a-time
addressed displays were explored.
2.3.1 Gray shade Generation
One of the omponents to maintaining image quality is to make sure that gray shade
generation is still possible using MLA. For LCDs, even for ones that use MLA, there
are a number of tehniques to generate gray shades.
Frame Modulation
A simple tehnique is known as frame modulation [13℄. This involves reating a
super-frame out of a number of sub-frames. Leaving a pixel blak for some fration
of the total number of frames and white for the rest will, on average, yield a gray
pixel. While this tehnique is relatively simple to implement, it an lead to exessively
high refresh rates to maintain an aeptably fast overall image refresh rate. In other
words, the sub-frames must be fast enough suh that ombining multiple sub-frames
into a single frame allows the LCD to respond to the single overall frame and not the
individual sub-frames. In general, this tehnique is useful for yielding up to about 16
gray levels [14℄.
Full-Amplitude Pulse Height Modulation
Another tehnique is known as full-amplitude pulse height modulation [15℄. It works
as follows:
Previously, during the disussion of a MLA-driven LCD, it was assumed that
all pixel values were +/- 1 and the resultant pixel value was only dependent on its
assoiated image value. However, if the image values are not all +/- 1, the last term
in the expression annot be simplied to a onstant as it was before in equation 1.1.
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Pij
rms
=
v
u
u
t
1
N
(NF
2
  2NF
2
A
ij
+
N 1
X
t=0
G
j
(t)
2
) (2.1)
Clearly, the pixel now depends on all of the image values in its olumn. To orret
for this, an extra row period an be added. During this row period, all rows will take
on the value zero while eah olumn will assume the value of:
v
u
u
t
N  
N 1
X
t=0
G
j
(t)
2
(2.2)
In this way, this value will end up being squared and added under the square
root from above. This term will then anel the
P
N 1
t=0
G
j
(t)
2
term leaving only the
onstant N term and eliminating the dependene on other olumn values.
2.3.2 Corretion for Biorthogonal Wavelets
When biorthogonal wavelets are used, the resultant row matrix has non-orthogonal
rows[22℄. The non-orthogonality of the row matrix means that
N 1
X
t=0
F
i
(t)F
j
(t) 6= 0; i 6= j
This, in turn, implies that the RMS pixel voltage will depend not just on A
ij
but
other image values as well, ausing distortion and loss of quality. In order to orret
for this, a simple approah is proposed.
Sine the resultant row matrix is non-orthogonal, F
T
6= F
 1
. Therefore, in order
to obtain the image, A, the transformed image, F
T
AF , needs to be post-multiplied
by F
 1
[11℄ and pre-multiplied by (F
T
)
 1
. The post-multipliation happens digitally
while the pre-multipliation ours at the LCD. This means that the row driving
matrix, normally just F
T
, must instead be the matrix (F
T
)
 1
.
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Chapter 3
Matlab and Printed Ciruit Board
Prototypes
The display driver design was ompleted in stages, moving from software prototype
to PCB prototype and nally to implementation as an integrated iruit. The Matlab
and PCB prototypes are detailed below.
3.1 Matlab/C Implementation
In the Matlab implementation, the transform using the LCD was simulated by build-
ing a model for the display in Matlab and iterating the model through a single frame
period. The digital transform using the lifting wavelet sheme was implemented in
C by using the transform omponent of Jasper [1℄, a software implementation of the
JPEG2000 standard.
3.1.1 Matlab Display Simulation
The display was modeled as an array of xed apaitanes whose values were esti-
mated based on the harateristis of an atual display: a transextive graphi display
module with 64 rows and 128 olumns, the Mirotips MTG-F12864AFYHSAY-10A.
For ease of implementation (ie. only dealing with square matries), the display was
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driven as a 64x64 display. The pixel apaitane was estimated as follows:
C =
A
r

0
t
(3.1)
Sine the 
r
of the liquid rystal hanges with applied eletri eld, a mean of
7 was used to simplify alulations. The mean of t, the thikness, was estimated
at 5m, a typial distane between the row and olumn lines. Using these values,
individual pixel apaitanes were alulated. Later on, the total apaitane of all
pixels was measured and the individual pixel apaitane inferred.
The display model was iterated through a single frame period to determine both
the energy onsumed as well as the resultant value of eah of the pixels. Using these
pixel values as well as the original image, the PSNR was omputed as a measure
of the quality. The energy was omputed assuming eah pixel apaitane harged
and disharged fully during eah row period. For example, if a pixel were at 3V
during one row period and 4V during the next, the total energy onsumed would be
omputed as (3
2
+ 4
2
)C. This energy omputation was hosen as a worst-ase value
sine driver arhitetures ould be hosen to obtain smaller pixel energies than this
but none ould onsume more than this.
Matlab/C Results
The energy onsumed by the display depends on the image data sine the pixels
rest naturally in either the blak or white state, depending on the type of liquid
rystal, but require energy to keep them ipped in the opposite state. Beause of this
dependene on image data a xed test image as shown in Figure 3-1 was hosen for
energy and quality measurements. Various row matries, based on a given wavelet,
and at dierent sales of resolution, were tested for both energy onsumed (per frame)
and resultant image quality. The results are summarized below.
The wavelets with large PSNR (>200) are all those that are orthogonal. Reall-
ing that eah pixel will display the orret value given an orthogonal row matrix,
these results appear onsistent. The biorthogonal wavelets (BIOR) use (F
T
)
 1
as the
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Figure 3-1: Test Image
row driving matrix whih greatly improves the quality. Unfortunately, driving with
(F
T
)
 1
does not remove all of the soures of distortion in the resultant image.
The energy onsumption of dierent wavelets is approximately the same, whih
is also a onsistent result. If a pixel apaitane is harged and disharged fully eah
row period, then the RMS voltage an be used as a measure of the energy onsumed.
This RMS voltage also represents the pixel value whih should be the same regardless
of wavelet sine the resultant image should be the same regardless of the wavelet used.
Another point to note is that the energy required for multiple-sale deomposition
and single-sale deomposition is the same. The reason for this is that, as explained
previously, a multiple-sale deomposition an be formed with a single matrix sine
it is the produt of a series of single-sale matries.
3.2 SA1100/Jouletrak
An exerpt from Jasper, an implementation of the JPEG2000 standard was used.
This program was run using JouleTrak [20℄, an SA1100 miroproessor simulator,
whih reported the amount of energy onsumed in the omputation. Unfortunately,
it was possible to perform a transform using only the BIOR-2.2 wavelet. However, in
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Table 3.1: Matlab Simulation Results
Wavelet Sale Energy (J) PSNR (dB)
DB1 1 2.77 291
DB1 2 2.77 293
DB1 3 2.77 294
DB2 1 2.77 249
DB2 2 2.77 242
DB2 3 2.77 238
BIOR-2.2 1 2.92 18.9
BIOR-2.2 2 2.97 14.9
BIOR-4.4 1 2.79 29.4
BIOR-4.4 2 2.80 22.8
the lifting transform, this wavelet results in multipliations by powers of 2 (a simple
operation to ompute), whih should therefore provide a lower-bound on the energy
onsumed by this method.
The energy onsumed by a single 1-D transform on the test image was 318.6J.
From these simple implementations, it beame lear that great savings in energy
without great loss in display quality ould be obtained.
3.3 Printed Ciruit Board (PCB) Prototype
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Figure 3-2: PCB Arhiteture
Figure 3-3: PCB Blok Diagram
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Figure 3-4: PCB System Photo
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In order to prototype the proposed idea before building an integrated iruit,
a PCB was onstruted. The digital 1-D transform was implemented as a matrix
multipliation in Verilog on a Xilinx Field Programmable Gate Array (FPGA). The
FPGA also ontrolled a set of 7-bit high-voltage drivers that in turn drove a passive
matrix LCD to perform the other 1-D transform. The system as a whole was intended
to perform the inverse transform step of the deompression proess, the result of
whih was shown on the LCD. The system was designed to run in two dierent
ongurations: display only and transform and display.
The digital transform was implemented as a generi matrix multipliation so that
any arbitrary transform at any sale ould be omputed. This matrix multipliation
was aomplished by using a single multiply-and-aumulate (MAC) unit running
fast enough to ompute N
3
multipliations and additions in the required time. Four
separate random aess memories (RAMs) were required: one to hold the row matrix
that drove the rows of the display, one to hold the olumn matrix that drove the
olumns of the display, one to hold the transformed image matrix that served as input,
and one to hold the matrix that was multiplied with the transformed image to perform
a 1-D transform. An interfae to the display driver hips was also implemented. This
interfae read data from the row and olumn RAMs and sent it out to the display
driver hips asynhronous to the matrix multipliation. An asynhronous design was
hosen for modularity and to make testing simpler. The olumn RAM ated as the
asynhronous interfae between the digital matrix multiplier and the display driver
interfae. It was implemented as an asynhronous dual-port RAM.
At the highest level, the system an be broken into two subsetions: display driver
and matrix multiplier.
3.3.1 Display Driver
The display driver setion onsists of digital ontrol and interfae logi for the display
driver hips, supporting analog iruitry for the display driver hips, and the LCD
itself.
Physially, the digital ontrol runs from a Xilinx Virtex-II FPGA and onnets
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to a seondary board with level shifters, a high-voltage ramp generator, the display
driver ICs (Supertex HV633), and the 64x128 display. Eah display driver IC has 32
high-voltage outputs apable of delivering voltages as high as 80V with a preision of
7 bits. However, while the hips an support voltages of up to 80V, only a range of
up to 30V was required for this appliation. To drive the display, 4 ICs are used in
total: 2 to drive 64 total rows, and 2 to drive 64 total olumns. The unused olumns
are left disonneted.
3.3.2 Matrix Multiplier
The matrix multiplier setion onsists of user input logi, a single multiply-and-
aumulate (MAC) unit to perform the matrix multipliation, ontrol logi, and mem-
ories to store the row and olumn waveforms as well as the matries being multiplied.
The input logi onsists of 3 swithes: reset, display, and load-ontrol. reset is a
general asynhronous reset for the whole system. display ontrols whether to simply
display the pre-loaded values in the row and olumn memories. load-ontrol simply
loads in a set of ontrol bits that determines whether there are any row-periods that
need to be addressed during the frame-period.
A single MAC unit is used to ompute an entire matrix multipliation. This
deision saved on area and ensured simpliity in implementation. Although this
onguration means that a single MAC unit must ompute N
3
multipliations, this
number of multipliations needs to be omputed only in time for a single frame period,
whih is relatively long; a 100 Hz frame refresh rate gives a frame period of 10ms.
For a 64  64 display, eah multipliation/addition an take 38ns, yielding a lok
frequeny of only 25MHz.
There are 4 memories in total: row, olumn, frame and multiplier. The frame
memory is designed to hold a number of dierent input images for use possibly in a
very short video. Sine it is implemented using the FPGA, its size an be arbitrary up
to the limits of the FPGA. The multiplier memory is used to store the matrix that will
be post-multiplied with the urrent matrix aessed in the frame memory. The row
memory stores the waveforms that will be applied to the rows of the LCD. Similarly,
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the olumn memory stores the waveforms that will be applied to the olumns of the
LCD. This olumn memory is write-aesible to the MAC unit and read-aessible to
the display driver logi.
3.3.3 Results
Below is a number of photos of the display using various wavelets to perform the
image transform.
Figure 3-5: PCB vs. Matlab : Using DB1 Wavelet (1 sale of deomposition)
Figure 3-6: PCB vs. Matlab : Using DB1 Wavelet (3 sales of deomposition)
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Figure 3-7: PCB vs. Matlab : Using Bior2.2 Wavelet (1 sale of deomposition,
driving with (F
T
)
 1
)
Figure 3-8: PCB vs. Matlab : Using Bior4.4 Wavelet (1 sale of deomposition,
driving with (F
T
)
 1
)
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Figure 3-9: PCB vs. Matlab : Using DB2 Wavelet (2 sales of deomposition)
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Unfortunately, given the time, it was not possible to set up a system to measure
the PSNR of the resultant images on the LCD so only qualitative omparisons an be
made. However, from the images, it appears that the Matlab implementation losely
models that of the atual LCD. In partiular, the distortion in Figure 3-7 in the
Matlab output is also learly seen in the PCB implementation. It also appears that
while the orthogonal wavelets have exeptional quality and hene, very high PSNR, it
is diÆult for the eye to disern the errors that result from having a PSNR of almost
30dB as is the ase for the Bior4.4 Wavelet shown in Figure 3-8.
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Chapter 4
Integrated Ciruit Design
The IC (hip) was designed to resemble the PCB system very losely; this made the
transition from one to the other a relatively simple proess.
4.1 Arhiteture
The integrated iruit an be broken into two piees: a matrix multiplier and a display
driver. These two piees ommuniated with eah other via an asynhronous o-hip
RAM (olumn memory) that ated as output for the matrix multiplier and as input
for the olumn drivers of the display driver. The frame-syn signal allowed the matrix
multiplier to know when the display driver was starting the display of a new frame
and therefore allowed somewhat synhronous operation of the two piees.
The matrix multiplier took in the transformed image, normally F
T
AF , and a
multipliationmatrix, either F
T
or F
 1
, and omputed the matrix post-multipliation
to give F
T
A. This output of the matrix multplier was used as the olumn waveform
data for the display driver.
The display driver took in the row waveform matrix, either F or (F
T
)
 1
, the
olumn waveform matrix from the output of the matrix multiplier, and drove the
display over a frame period with these two matries. The result was displayed on the
LCD.
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Figure 4-1: Integrated Ciruit Arhiteture
4.2 Detailed Design
Figure 4-2 shows the various bloks that omposed the IC as well as the dening
boundaries of the two larger omponents that make up the design: the matrix mul-
tiplier and display driver.
The matrix multiplier setion onsisted of a number of o-hip RAMs to store
the frame data (frame memory), the matrix to be multiplied with the frame data
(multiplier memory), and the olumn data matrix (olumn memory). In addition to
this was a MAC unit to perform the operations neessary for a matrix multipliation,
and a ontrol logi unit that generated the addresses for the o-hip RAMs.
The display driver setion onsisted of a number of o-hip RAMs that stored
the row (row memory) and olumn (olumn memory) waveforms to be used during
the urrent frame. On-hip it onsisted of a blok of ontrol logi that generated the
addresses for the RAMs and other ontrol signals, as well as a series of driver iruits
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Figure 4-2: Integrated Ciruit Blok Diagram
that handled digital-to-analog (D/A) onversion and analog buering.
4.2.1 Chip Control Logi
The hip ontrol logi onsisted simply of a set of registers that held ontrol bits used
in various parts of the hip as well as two reset signals. The reset signals indiated
whether the entire hip was in reset mode, loading-ontrol-bits mode, or run mode.
There were 17 ontrol bits total although only 16 of them were used; one bit was
used to determine when all of the ontrol bits had been loaded. The other bits were
used to determine if there were any extra row periods to take into aount beyond the
64 physial rows of the display. This extra row period would be used for gray-sale
images. Other bits were used to determine how often to run the matrix multiplier.
If a stati image were shown on the display, the matrix multiplier wouldn't need to
reompute the same multipliation over and over in order to display the image.
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The reset signals were reset, whih reset the entire hip into a known state, and
ontrol-reset, whih reset everything but the logi that allowed the ontrol bits to be
loaded.
4.2.2 MAC Unit
Figure 4-3: MAC
The matrix multiplier was built as a serial one in that it onsisted of a single
MAC unit that ran quikly to perform a matrix multipliation. A number of possible
alternatives ould have been hosen suh as a 64-element-wide MAC unit or a xed
number of MAC units (just enough to perform the required number of MAC opera-
tions for a given transform). However, the serial matrix multiplier was hosen beause
of its small size and exibility in performing any possible matrix multipliation. The
bit-width of 8 bits was hosen sine the analog output driver speiation was only
up to 8 bits.
The MAC unit onsisted of a single adder (16 bit) and a multiplier (8 bit by
8 bit) as well as an extra-wide (16 bit) aumulate register to store partial results.
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While the aumulate register was 16 bits wide in order to aomodate the output of
the multiplier and adder, only the upper 8 bits were atually output to the olumn
memory sine this was the bit-width of the analog driver iruitry. Both adder and
multiplier bloks were synthesized from Verilog ode to meet timing speiations.
4.2.3 Matrix Multiplier Control Logi
The ontrol logi for the matrix multiplier was a simple state mahine on whih a
number of dierent RAM addresses were based.
The state mahine had the following states: lear0, load display data, lear1, load
grays, lear2, run matrix multiplier, lear3, run just display, lear4. The lear states
were neessary to allow ounters and suh to reset to their orret values. The rest
of the ontrol logi was logi used to generate addreses for the o-hip RAMs.
4.2.4 Display Driver Control Logi
The ontrol logi for the display driver onsisted of a simple state mahine, an asyn-
hronous reset, an address ounter for the o-hip RAMs, a high-speed D/A onverter
ounter, as well as a 2's omplement to unsigned onverter that was used to implement
frame inversion.
The state mahine kept trak of the phases of operation: reset, onvert, settle,
and shift. reset was a general reset state. During onvert, the D/A onversion was
taking plae. settle was used to indiate the period of time when the driver outputs
were settling to their nal values. During this settling state, new driver data was also
being shifted in for the next frame. Finally, shift was the state when only new driver
data was being shifted in for the next frame. During this state, all driver outputs
were to have settled.
The D/A onverter ounter ran at 42MHz, whih enabled ounting from 0 to 255,
and hene onversion, in about 6s or 2.9
The 2's omplement to unsigned onverter was neessary so that the signed num-
bers ould be onverted to values from 0->255 that the D/A onverter would under-
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stand. This onverter also took as input an invert signal that told it whether the
data needed to be inverted rst. This inversion enabled the driver to put a net 0V
DC aross the pixels, a requirement neessary not to destroy liquid rystals[16℄.
4.2.5 Drivers
Figure 4-4: Single row/olumn driver blok diagram
Eah driver onsisted of an 8-bit register to store the digital row/olumn value for
the urrent row period, a D/A onverter to onvert that value to an analog voltage,
an analog buer to buer that voltage and drive it on the row/olumn line of the
display, as well as a few ontrol registers and logi assoiated with ontrol of the
previous parts.
Registers + Logi and D/A Converter
The D/A onverter onsisted of an 8-bit register as well as ontrol logi that turned
on and o a set of pass transistors. Its general operation was designed similarly
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Figure 4-5: D/A Converter
to the high-voltage drivers used in the PCB implementation[6℄. The pass transistors
(Figure 4-5) were used to pass a high-voltage ramp signal until the ounter value, from
the ontrol logi, equaled the digital value to be output. One the pass transistors
were turned o, a apaitor held the value. The 8-bit register that stored the digital
data was ongured as a shift register as part of a hain omprising all the other
output drivers on the hip. This allowed for a simple serial mehanism to bring the
driver data into the hip.
The digital setion that ontrolled whether the pass transistors were turned on
onsisted of a digital omparator that ompared the digital input to the urrent
ounter value as well as a register to synhronize this omparison. This register was
neessary sine the ounter value would arrive at eah individual row/olumn driver
at a dierent time beause of wire delays. By synhronizing this value with this
register, it ould be ensured that eah driver would turn o its pass transistors at the
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same time.
The pass transistor iruit onsisted of the usual NMOS and PMOS devies to
allow full output voltage range with a few additional transistors: an additional NMOS
and an additional PMOS devie were added in series with the signal path to help
anel harge injetion [21℄. These dummy transistors had both drain and soure
onneted to the signal line, reating a short-iruit. Their use, however, was to
absorb some of the harge injetion that ourred when the NMOS and PMOS pass
transistors were turned o. When the pass transistors were turned o, harge would
ow out from under their hannels into the soure and drain regions[19℄. Charge would
also ow through the gate-soure/gate-drain apaitanes of the pass transistors[19℄.
Sine the soures/drains of the pass transistors were onneted to the output node,
this ould ause a voltage shift from the orret value. The dummy devies were
ongured suh that they turned on when the pass transistors were turning o. In
this way, the dummy devies attempted to absorb the extra harge injetion into the
output node.
There were a number of design fators that ontributed to the various sizes of the
pass transistors and dummy devies. In general, the dummy devies should have been
half the width/length of the pass transistors sine eah pass transistor would normally
injet half of its hannel harge into the output node[23℄. However, the pass transistors
were more diÆult to size. Sine the transistors were all high-voltage devies, they
had relatively large (on the order of 1k
) series resistanes in their soures and drains.
These resistanes in ombination with the output apaitor reated a series resistor-
apaitor iruit (apaitor to ground) between the input ramp voltage and the output
node. The stati error of this iruit to an input voltage ramp is given by RC. Thus,
to redue the error, a redution in the resistane or the apaitane was neessary.
This step makes sense intuitively sine the time onstant of the system beomes
smaller, allowing the output to follow the input signal more losely. However, a
smaller apaitor poses a problem sine a large one is neessary to prevent leakage
eets from being signiant and also to absorb any residual harge injetion. A
smaller apaitor is also more suseptible to apaitive oupling from other nodes
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in the IC. Reduing the resistane also poses a problem sine this redution would
require that the width of the devies be inreased. However, this inreased width also
inreases the size of the hannel as well as the gate-to-soure apaitane. Eah of
these in turn inreases the harge injetion. An optimum for all devies was found
through iteration.
Analog Buer
Figure 4-6: Class B Buer
The analog buer was essentially a lass-B opamp ongured for unity gain [27℄.
It onsisted of a single dierential input stage, two ommon-soure gain stages and a
lass-B output stage.
Class-B operation was desired sine large urrents were neessary to slew the LCD
apaitanes but only for a short period of time. Class-B insured no power-hungry
lass-A bias urrents at the output stage. In addition to a lass-B output stage, the
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lass-A bias urrents that were used in the rest of the iruit ould be shut o one all
of the drive voltages had settled. Therefore, one the D/A onversion was omplete
and all row/olumn voltages were at their nal values, the bias urrents ould be shut
o to save power.
Class-B operation of this iruit was ensured by sizing the NMOS devies of the
ommon-soure gain stages so that the output voltages turned the output stage NMOS
and PMOS devies o when both the input and the output were equal. The major
soure of DC error in this iruit was a result of the single transistor urrent soure in
the dierential stage. This aused a dierene in the output and input voltages when
the input was at relatively low voltages (ie. < 5V). At suh low voltages, this NMOS
transistor was not fully saturated and therefore had a nite output impedane whih,
in turn, aused a mismath between the output and input voltages.
Dynamially, this iruit was very diÆult to use given that the output node ould
see anywhere from zero apaitane to a very large apaitane from the LCD. This
diÆulty stemmed from the fat that the outputs were tied to only one end of a pixel
apaitor. Not only that, but eah ommon-soure stage added a single pole of its
own in addition to the pole at the output stage. These poles from the ommon-soure
stages were lose to one another sine the output impedanes at these nodes were
similar. In order to properly ompensate this system, it was neessary to introdue
a signiant onstant output apaitane that ould at as a dominant pole. In
addition to this, minor loop ompensation apaitors and resistors were added from
the output bak to eah ommon-soure stage. Eah apaitor-resistor pair added a
left-half-plane zero whih improved the phase around the loation of eah pole from
the ommon-soure stages.
4.2.6 Area Constraints
With no area onstraints, the IC would have had a digital matrix multiplier and a
number of high-voltage analog outputs to drive the rows and olumns of the display.
Unfortunately, area onstraints allowed only 32 output drivers per IC. Beause of
this, 4 ICs in total were required to drive the entire display, while only one matrix
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multiplier from a single IC was used. In order to ut down on the number of o-hip
RAMs that 4 ICs might require, the ICs were designed to share the same row and
olumn data bus. To failitate this sharing, some extra logi was added to the design.
4.3 Results
A number of simulations were run on the post-layout and extrated iruits. The
most pertinent results are in the following setions. Further simulations of the analog
iruits an be found in Appendix A.
In eah table below, the total energy refers to the energy for one frame period and
all of the elements in the system of that type. For example, in Table 4.2, Row/Column
Drivers refers to all 128 drivers that would be required to drive the display, even
though these 128 drivers would be spread aross 4 ICs.
4.3.1 Matrix Multiplier Energy Consumption
The energy onsumption for a single matrix multipliation was simulated in Nanosim
and measured to be 118.7J. This inludes the energy taken up by all on-hip iruitry
but does not inlude the energy onsumed by o-hip RAMs or that onsumed by
output buers required to drive signals o-hip.
4.3.2 Display Driver: Analog Energy Consumption
Table 4.1: Display Driver: Analog Energy Consumption
Element Energy/Driver (J) Total Energy
D/A + Analog Buer 50nJ/row period 409.6J
The above table was generated using a 210s row period, 105s onversion time
(ie. the time before all bias urrents were shut o), and a 6s D/A onversion time.
This measurement does not inlude the energy that would be onsumed by the ramp
voltage required for the D/A onverters.
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The energy onsumption of the analog omponents of the display driver are largely
taken up by the analog buer. This energy onsumption is in turn set by 2 urrents:
bias and transient. The bias urrent an atually be adjusted sine the ability to lok
the output voltage at a speied time was made part of the iruit. In this way, the
bias urrent an be shut o one the output voltage has settled.
4.3.3 Display Driver: Digital Energy Consumption
Table 4.2: Display Driver: Digital Energy Consumption
Element Energy Consumption
Control Ciruitry 38.4J
Row/Column Drivers 144J
Total 182.4J
This table does not inlude the energy that would be required by the o-hip
RAMs or output buers required to drive signals o-hip.
From Table 4.2, it seems lear that the energy of the digital iruitry for the
row/olumn drivers dominated that of the ontrol iruitry. For this reason, the en-
ergy onsumption of the digital iruitry for the row/olumn drivers was investigated
further. In the analysis below, various elements that ompose the row/olumn driver
iruitry were examined. Unfortunately, due to the setup of the design, only the en-
tire row/olumn driver ould be simulated at one time. Bak-alulations involving
typial energy harateristis for eah omponent were then used to determine the
major soures of energy onsumption.
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Table 4.3: Row/Column Driver Energy Consumption
Element Charateristis Current/Driver Total Energy
DFS8 381.2fA 16.01A 91.12J
(D ip-op) 1->1 transition
42MHz lok
JKSA2 8W/MHz 5.82A 33.12J
(JK ip-op) 303kHz
AN211 3.49W/MHz 1.93A 10.98J
(AND/NOR) 1.5 elements worth
42MHz, 2.9% of time
IN2 2.54W/MHz 465nA 2.65J
(Inverter) 127/256 elements worth
42MHz, 2.9% of time
ON22 1.81W/MHz 501nA 2.85J
(OR/NAND) 3/4 elements worth
42MHz, 2.9% of time
Total omputed 140.76J
Total nanosim 144.5J
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From this analysis, it appears that the non-transition swithing energy from the D
ip-op is a signiant drain on the overall energy. If this lok signal were gated the
energy onsumption ould be redued a great deal sine this ip-op is required only
during the D/A onversion phase of the row period, a small fration of the overall
row period time.
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Chapter 5
Conlusions and Future Work
The purpose of this thesis was to reate a low power display driver that still main-
tained high quality images. The tehnique of using MLA as a way of obtaining a free
image transform was explored sine this allowed the elimination of this operation in
the digital domain. The system onstruted onsisted of a digital matrix multiplier
and a set of drivers to drive the rows and olumns of the display. The digital matrix
multiplier, used to perform a single 1-D transform, onsisted of a single MAC unit
operating quikly enough to ompute the whole matrix multipliation in one frame
period. Eah row/olumn driver onsisted of a set of shift registers to store the digital
data, a D/A onverter and an analog buer. A ramp + ounter-based D/A onverter
was used to eliminate stati power onsumption in the onversion part of eah driver.
A lass-B output buer was used to again eliminate stati power aused by a lass-A
output stage in eah driver. In addition to the lass-B output stage, transistors were
added to shut o the bias urrents in the rest of the buer iruit.
5.1 Conlusions
5.1.1 Energy Consumption
The following table summarizes the energy onsumption of eah major setion of the
design and indiates the omponents in eah setion that onsume the majority of
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that energy.
Table 5.1: Energy Consumption of the IC
Element Energy Consumption (one frame)
Digital Matrix Multiplier 118.7J
Driver Control Ciruitry 38J
Drivers (digital) 144J
Drivers (analog) 409.6J
Display Capaitane 2.77J
Total (Display driver iruitry) 592J
The energy onsumption of the matrix multipliation system was 118.7J om-
pared with a total ost of driving the display of 592J.
From the table above, it is lear that the energy onsumption of the display driver
system was larger than that of the matrix multiplier. This suggests that the usage
of the display to perform an image transform may not be the most eÆient area
in whih to develop the design. However, it should also be noted that this matrix
multipliation is inherent to the display driver system itself, and essentially omes for
free. Thus, the total savings an be omputed as the energy of the 1-D transformation
that is saved, divided by the total energy of a system that does not use the LCD to
perform a 1-D transform.
118:7
592 + 2  118:7 + 2:77
= 14:3% (5.1)
These savings, while not insigniant, are nowhere near those originally predited
by the Jouletrak and Matlab simulations. The reason for this stems from the assump-
tion that the primary energy onsumption would ome from the display apaitane
itself. In reality, the display driver energy was the most signiant.
5.1.2 Quality
Another objetive of this thesis was to maintain the quality of the displayed images. A
number of tehniques were required in order to mitigate the eets of non-orthogonal
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driving matries as well as to reate gray levels.
From the PCB prototype, it is lear that the quality is dependent largely on
the orthogonality of the driving matrix. Other distortions undoubtedly arose from
the ability of the high-voltage drivers to produe aurate voltage levels as well as
produing them quikly enough so that the RMS of the voltage was aurate.
5.2 Lessons Learned
5.2.1 High-Voltage Devies
The high-voltage devies used in this thesis greatly limit the performane of the
output buer iruit. Beause they are able to withstand high voltages, their sizes
are generally quite large and their g
m
/I ratio tends to be fairly low due to a larger
gate oxide thikness. Beause of their large size, large parasiti diodes exist that add
apaitane at all nodes in the iruit. In general, all of these harateristis ause
these devies to be big and slow; preisely the opposite of what is desired in a driver
iruit.
5.3 Improvements and Future Work
5.3.1 Proess
The urrent 0.8m proess that was used in this projet is not the latest available
from Austriamirosystems. A smaller linewidth proess that also has a high-voltage
option is available. This smaller proess allows smaller high-voltage transistors whih
would in turn result in smaller parasitis and hopefully improved performane.
5.3.2 Transform Used
The transform that is used in the system determines two things: the resultant om-
pression of the image, and the resultant driving voltages from the row and olumn
drivers. If a measure of the resultant ompression a given transform might yield is
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used, it would be possible to selet a transform that maximizes ompression, mini-
mizes driving voltage, as well as minimizing distortion aused by non-orthogonality.
By minimizing the driving voltage, it would be possible to lower the energy onsumed
by the driver iruits as well as possibly to move to a lower-voltage proess resulting
in smaller, faster transistors.
5.3.3 Interframe Compression
Another way to lower energy onsumption is to lower the bandwidth of the system,
ie. lower the amount of data that needs to be sent to the display system at any given
time. This ould be possible through the use of interframe ompression. This idea
has already been explored in the ontext of an OLED display [8℄.
5.3.4 Organi Light-Emitting Diode (OLED) Displays
OLEDs are hailed as being the up-and-oming display tehnology of hoie. This
thesis, on the other hand, explored only the use of passive matrix LCDs as the display
tehnology. The results obtained are therefore not readily appliable to OLEDs.
However, while this thesis explored the use of the RMS response of the liquid rystal
to perform omputation, with an OLED it might be possible to use their fast response
time and the eye's ability to take an average to do the same. Using an OLED with
at-pixel multiplier iruitry as well as the eye's natural ability to perform averaging,
a matrix multipliation ould be obtained just the same as with an LCD.
However, one question left unanswered in this ase is that of negative numbers.
The matrix multipliation uses negative numbers and therefore subtration. However,
the eye annot perform subtration and so another means must be found to work
around this problem.
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Appendix A
D/A + Analog Buer Simulations
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Figure A-1: Response over output load from 30p -> 400p
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Figure A-2: Response over all orners (digital value 1)
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Figure A-3: Response over all orners (digital value 128)
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Figure A-4: Response over all orners (digital value 240)
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